


## Functional Description

The 74VCX16374 consists of sixteen edge－triggered flip－flops with individual D－type inputs and 3－STATE true outputs．The device is byte controlled with each byte func－ tioning identically，but independent of the other．The control pins can be shorted together to obtain full 16 －bit operation． Each clock has a buffered clock and buffered Output Enable common to all flip－flops within that byte．The description which follows applies to each byte．Each
flip－flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW－to－HIGH Clock（ $\mathrm{CP}_{\mathrm{n}}$ ）transition．With the Output Enable（ $\overline{\mathrm{OE}}_{n}$ ）LOW，the contents of the flip－flops are avail－ able at the outputs．When $\overline{\mathrm{OE}}_{\mathrm{n}}$ is HIGH，the outputs go to the high impedance state．Operations of the $\overline{\mathrm{OE}}_{\mathrm{n}}$ input does not affect the state of the flip－flops

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays．



| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units | Figure <br> Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | $3.3 \pm 1.0$ | 1.0 |  | ns | $\begin{gathered} \text { Figures } \\ 1,6 \end{gathered}$ |
|  |  |  | $2.5 \pm 0.2$ | 1.0 |  |  |  |
|  |  |  | $1.8 \pm 0.15$ | 1.0 |  |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $1.5 \pm 0.1$ | 2.0 |  |  | Figures 6, 7 |
|  |  |  | 1.2 | 6 |  |  |  |
| $t_{\text {w }}$ | Pulse Width | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | $3.3 \pm 0.3$ | 1.5 |  | ns | Figures <br> 1, 4 |
|  |  |  | $2.5 \pm 0.2$ | 1.5 |  |  |  |
|  |  |  | $1.8 \pm 0.15$ | 4.0 |  |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $1.5 \pm 0.1$ | 4.0 |  |  | Figures 4, 7 |
|  |  |  | 1.2 | 8 |  |  |  |
| $\mathrm{t}_{\mathrm{OSHL}}$ <br> tosLh | Output to Output Skew (Note 9) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | $3.3 \pm 0.3$ |  | 0.5 | ns |  |
|  |  |  | $2.5 \pm 0.2$ |  | 0.5 |  |  |
|  |  |  | $1.8 \pm 0.15$ |  | 0.75 |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $1.5 \pm 0.1$ |  | 1.5 |  |  |
|  |  |  | 1.2 |  | 1.2 |  |  |

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (tosLh).

## Dynamic Switching Characteristics

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typical |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Dynamic Peak $\mathrm{V}_{\text {OL }}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 1.8 | 0.25 |  |
|  |  |  | 2.5 | 0.6 | v |
|  |  |  | 3.3 | 0.8 |  |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\text {OL }}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 1.8 | -0.25 |  |
|  |  |  | 2.5 | -0.6 | v |
|  |  |  | 3.3 | -0.8 |  |
| $\mathrm{V}_{\text {OHV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 1.8 | 1.5 |  |
|  |  |  | 2.5 | 1.9 | v |
|  |  |  | 3.3 | 2.2 |  |

## Capacitance

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typical |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or $3.3 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V | 7 | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{l}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC},} \mathrm{f}=10 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{CC}}=1.8 \mathrm{~V}, 2.5 \mathrm{~V} \text { or } 3.3 \mathrm{~V} \end{aligned}$ | 20 | pF |

## AC Loading and Waveforms ( $\mathrm{V}_{\mathrm{Cc}} 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ to $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ )



| TEST | SWITCH |
| :--- | :---: |
| $t_{\text {PLH }}, t_{\text {PHL }}$ | Open |
| $t_{\text {PZL }}, t_{\text {PLZ }}$ | 6 V at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} ;$ |
|  | $\mathrm{V}_{\mathrm{CC}} \times 2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V} ; 1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PHZ}}$ | GND |
| FIGURE 1. AC Test Circuit |  |



FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic


FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic


FIGURE 5. Propagation Delay, Pulse Width and $t_{\text {rec }}$ Waveforms

| Symbol | $\mathrm{V}_{\mathbf{C C}}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{3 . 3 V} \pm \mathbf{0 . 3 V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ | $\mathbf{1 . 8 V} \pm \mathbf{0 . 1 5 V}$ |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{X}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{Y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |

AC Loading and Waveforms ( $\mathrm{V}_{\mathrm{Cc}} 0.15 \mathrm{~V} \pm 0.1 \mathrm{~V}$ to 1.2 V )


| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}_{\mathrm{PZL}}, \mathrm{t}_{\mathrm{PLZ}}$ | $\mathrm{V}_{\mathrm{CC}} \times 2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PHZ}}$ | GND |
| FIGURE 7. AC Test Circuit |  |



FIGURE 8. Waveform for Inverting and Non-Inverting Functions


FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic


FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

| Symbol | $\mathrm{V}_{\mathbf{C C}}$ |
| :---: | :---: |
|  | $\mathbf{1 . 5 V} \pm \mathbf{0 . 1 V}$ |
| $\mathrm{V}_{\mathrm{mi}}$ | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | $\mathrm{V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{X}}$ | $\mathrm{V}_{\mathrm{OL}}+0.1 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{Y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.1 \mathrm{~V}$ |

Physical Dimensions inches (millimeters) unless otherwise noted


NOTES:
A. THIS PACKAGE CONFORMS TO JEDEC M0-205
B. ALL DIMENSIONS IN MILLIMETERS
C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A


